Design Manager at Shanghai Feiju Microelectronics Co.LTD
Shanghai, Shanghai, China
Join Prog.AI to see contacts
Join Prog.AI to see contacts
Summary
👤
Senior
🎓
Top School
Li Xinbing is a design manager with 11+ years specializing in digital IC and RFID product development, currently leading yield and interface projects at Shanghai Feiju Microelectronics. He has a strong track record across RTL design, verification, FPGA prototyping and low-power synthesis, driving wafer yields from ~70k to over 100k dies and delivering multiple ISO 14443/15693 solutions. Earlier roles span DDR PHY/controller integration, ARM7/8051-based smartcard systems, FFT/IFFT accelerators and cellular baseband blocks, giving him deep system-to-gate expertise. A practical open-source enthusiast who publishes work on GitHub, he combines hands-on RTL coding with cross-disciplinary collaboration between digital, analog and firmware teams.
12 years of coding experience
8 years of employment as a software developer
Master's degree, microelectronics, Master's degree, microelectronics at East China Normal University
Bachelor's degree, Communication, Bachelor's degree, Communication at Chongqing University of Post and Telecommunications
This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lines.
Contributions:8 commits, 6 pushes, 1 branch in 2 years
SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
Contributions:73 commits, 74 pushes, 1 branch in 1 year 3 months
risc-v
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.