Sébastien Murgey
Responsable D'étude R&D at RTE Réseau de Transport d'Electricité
Greater Paris Metropolitan Region France
Summary
👤
Senior🎓
Top SchoolSébastien Murgey is a research-driven engineer leading R&D studies at RTE with eight years of experience in dynamic power system simulation and control. An Ingénieur Supélec (class of 2011) with a research master in automatic control and signal/image processing, he has built and maintained slow-dynamics simulators and pioneered Modelica-based approaches to exploit model flexibility for transmission-system studies. He combines deep algorithmic skills (automatique, simulation dynamique) with hands-on software development in Matlab/Simulink, C/C++, Java and Objective-C, and has delivered tools used by RTE, CORESO and external clients. Known for turning academic methods into operational software, he also has applied optimisation and distributed control expertise from projects in hydro production and automotive vision. Based in Greater Paris, he balances rigorous system theory with practical engineering to drive innovation in grid stability analysis.
9 years of coding experience
Master Recherche, Automatique, Traitement du Signal et des Images, Master Recherche, Automatique, Traitement du Signal et des Images at Université Paris Sud (Paris XI)Ingénieur Supelec, Automatique et Systèmes, Ingénieur Supelec, Automatique et Systèmes at SupelecMPSI, MP, MPSI, MP at Lycée Hoche
Github Skills (46)
modular10
cim10
modeling-tool10
groovy10
java10
power-management10
power-systems10
security10
user-stories10
energy-system10
extensible10
energy9
gamma9
documentation9
electrical-engineering9
Programming languages (9)
Github contributions (5)
farao-community/farao-gse
Nov 2018 - Dec 2019
A graphical interface based on powsybl framework to illustrate studies based on FARAO features
Contributions:2 releases, 27 PRs, 21 pushes in 1 year
crossworddata-managementgraphical-interfacepowsybllti
rte-france/Transmission-Reliability-Margin-Algorithm
May 2025 - Jan 2026
The TRANSMISSION RELIABILITY MARGIN (TRM) is a security margin that copes with uncertainties on the computed Total Transfer Capacity (TTC).
Contributions:1 release, 5 reviews, 8 PRs in 8 months
security
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.